Abstract-Dual-and triple-well bulk CMOS SRAMs fabricated at the 28-nm node were tested using alpha particles and heavy-ions over a range of supply voltages. Dual-well SRAMs have better Multiple Cell Upset (MCU) cross sections and spread for nominal voltage, while triple-well SRAMs are better for reduced voltages. TCAD simulations show that single-event upset reversal due to charge confinement is responsible for improved soft error rate (SER) performance at low voltage operation for triple-well SRAMs.
INTRODUCTION
With technology scaling and the integration of high-speed digital, analog, and RF components on monolithic ICs, reduced substrate noise coupling and cross-talk between subcircuits is required for reliable circuit operation. One of the approaches to address these concerns is to use triple-well technology. Another major concern for designers is the overall power requirements for a circuit. Since dynamic power is proportional to V DD 2 , system-level designers have resorted to reducing supply voltage to reduce power requirements [1] . However, using triple-well technology in conjunction with reduced supply voltages has the disadvantage of increasing the soft error rate (SER). Moreover, technology scaling and increased packing densities have resulted in soft errors becoming one of the key reliability concerns for advanced technology nodes [2] . In different studies on the impact of triple-well technology on the SER [3] [4] [5] , some have shown that triple-well architecture yields higher Multiple Cell Upset (MCU) rates [4] , while other studies have indicated reduced SRAM SER for triple-well designs for high-LET particles [5] . A recent study concluded that charge confinement along with well doping and layout spacing strongly influences overall SER performance for SRAMs [6] . Most of these studies are focused on single-bit SER, but single-bit SER does not yield a complete picture of SRAM SER vulnerability. MCUs are increasingly becoming the determinant of SRAM reliability due to the high density of transistors in an SRAM design. Although designers have adopted error-correcting code (ECC) and interleaving as standard techniques to mitigate soft errors, the efficacy of these techniques depends on the extent of MCU rates [7, 8] . Bit interleaving also adds complexity to the design, impacting area and power consumption, and may not be practical for some memory types [7] . And as discussed in [8] , if the size of a multi-cell cluster is larger than the memory interleaving distance, detected unrecoverable errors (DUE), or silent data corruption (SDC) can occur. Thus, it is important to evaluate the MCU SER for SRAMs that operate at reduced voltages.
In this work, the MCU SER performance of triple-well and dual-well SRAMs fabricated in a 28-nm commercial bulk CMOS process was tested with alpha particles and heavy ions over a range of supply voltages. Experimental results indicate that, while triple-well architecture has a higher MCU cross an Am-241 foil cted for different ges. Fig. 1 shows SER as a function of supply voltage. The data labels the MCU event rate as a percentag Because MCU rates are major de reliability, they provide a better versus triple-well technologies tha supply voltage is reduced, the contr more rapidly for the dual-well triple-well SRAM. For the dual-w of MCUs increases from 9% at n 0.35V of overall SER; for the trip contribution increases from 19% at 0.35 V. The difference in the rate primarily due to the dominanc mechanism (also called reinforc reduced supply voltage operatio designs [5, 6, 9] .
Heavy ion tests were perform National Laboratory with a 16 M particles with linear energy transfer 25 MeV-cm 2 /mg. Fig. 2 (a) shows MCU cross section of the dual-an low-LET ion incident normally to t same for a relatively high-LET ion the die. In both cases, the dual increases exponentially at low volta well cross section increases only sl the dual-well MCU cross-section tr well cross-section for both LET cas
The maximum number of bit-fl determines the efficacy of ECC), sh be significantly smaller for triple voltage operation compared to dualof LETs. These results make clear have better soft-error reliability t supply voltages lower than ~0.5 V are technology-independent, the tec voltage is likely to influence specif effect of charge confinement, and h proven to be higher for angular environments, where particles will triple-well designs are likely to b ET of 25 MeV-cm 2 /mg.
s indicate the proportion of ge of the overall SE events. eterminants of SRAM SER comparison of dual-well an single-bit upsets. When ribution of MCUs increases SRAM compared to the ell SRAM, the contribution nominal voltage to 33% at ple-well SRAM, the MCU t nominal voltage to 25% at e of increase in the SER is ce of the upset-reversal ced charge collection) at on for triple-well SRAM med at Lawrence Berkeley MeV/nucleon cocktail using r (LET) ranging from ~1 to the normalized heavy ion nd triple-well SRAMs for a the die. Fig. 2(b) shows the n, also incident normally to l-well MCU cross section age (0.35 V), but the triplelightly. Moreover, at 0.35V rends higher than the triplees. lips in a word-line (which hown in Fig. 3 , was found to e-well designs at reduced -well designs across a range that triple-well designs will than dual-well designs for V. While the general trends chnology node and nominal fic results. In addition, the hence bit-reversal, has been strikes [5] . Thus in real impinge at different angles, e more effective at higher voltages than what was observed in the result ions. This is also observed from a comparis SER test results (where the particles also imp angles), to the low-LET heavy-ion tests perfo incidence to the die. The dual-well alpha MC over the triple-well alpha MCU SER at 0.5 V, of the heavy-ion data the cross-over occurs at <
III. 3D-TCAD SIMULATION RESULTS &
Mixed-mode 3D-TCAD simulations were study the effects of supply voltage in 28 triple-well SRAM designs. Fig. 4 shows the s Since only n-channel transistors have differe (p-channel transistors will be in n-well for bo transistors MN1 and MN2 were modeled in T in Fig. 4(b) and 4(c); compact models were us MP1 and MP2. Both the n-channel transistors the same TCAD structure and the transistors w the minimum distance allowed by the design details of the SRAM layout used in this study The layout of an SRAM cell can either separa transistors (MN1 and MN2) with an n-well be contains the p-channel transistors (MP1 an & DISCUSSION e carried out to 8-nm dual-and simulation setup. ent well structure oth designs), only TCAD as shown sed for transistors were modeled in were separated by rules. (The exact are proprietary.) ate the n-channel etween them that nd MP2), or the layout can bring the n-channel tra p-channel devices kept in separate w has been shown to improve mu simulation results presented here reversal for the case where the n-c together.
TCAD models were calibrated process design kit (PDK). The b simulations was 10 m × 10 m × were modeled using a Gaussia characteristic 1/e radius of 50 nm profile with a characteristic time of is the overall charge deposited tha reversal occurs; the specific ion influence the underlying mechanism
The circuit was simulated in an of inverter 1 (I1) HIGH and inverter in transistors MN1 and MP2 bei transistors MP1 and MN2 being in incident on the drain region of tran I1 and I2 for an ion strike with an both dual-well and triple-well TCA operation are shown in Fig. 5(a) and there is no upset-reversal in eith ither dual-well or triple-well iple-well designs. l NMOS TCAD model. ansistors together, with the wells [10] . The latter design ulti-cell upsets [10] . The illustrate the effect of bit channel transistors are close to match the commercial block of silicon used for × 10 m. The incident ions an radial profile with a m and a Gaussian temporal f 2 ps. As discussed in [6] , it at determines whether upset n track profile does not ms.
initial state with the output r 2 (I2) LOW, which results ing in the OFF state, and n the ON state. The ion is nsistor MN1. The output of LET of 1 MeV-cm 2 /mg for AD models at 1V and 0.5V d 5(b) , respectively. At 1V, er dual-well or triple-well designs. However, for 0.5V operation the triple-well design shows an upset-reversal effect (that is, a recovery from the upset), while the output of the dual-well design remains upset.
As discussed in [6, 9] , the mechanism of upset-reversal in triple-well designs is triggered by charge confinement in the p-well. In a triple-well structure, the deep n-well/p-well junction is reverse-biased. This causes the electrons to drift into the n-well, leaving behind holes in the p-well. In dual-well technology, the holes are spread throughout the p-substrate, while in triple-well technology the majority of the holes are confined within the p-well. This charge confinement in the p-well affects well voltage, and subsequently affects the operation of other transistors in the well. Initially, the transistor hit by the ion (MN1) is OFF, and when it collects charge, the output of inverter I1 changes. This turns the NMOS transistor (MN2) in the opposite inverter (I2) OFF, allowing it to collect charge that is still present in the p-well. If sufficient charge is collected by MN2, the cell reverts to its original state. The charge collected in the p-well is inversely proportional to the well doping [6] . Well doping increases with technology scaling, making the effect of charge confinement and subsequent bit-reversal less pronounced at nominal voltages for 28 nm technology [6] . However, at reduced supply voltages, the amount of charge needed is also lower, which bolsters the upset-reversal process and reduces the extent of MCUs.
The simulation discussion presented here is for the case where the n-channel transistors are in the same p-well. When the SRAM cell is designed with p-channel transistors in the same n-well and the n-channel transistors in separate p-wells, a similar type of bit reversal can occur for the p-channel transistors as discussed in [11] . More work is required to identify the differences in such bit reversal mechanisms between dual-well and triple-well designs. For example, while bit reversal for p-channel transistors may be similar for both dual and triple-well (since the p-channel transistors reside in an n-well in both cases), the impact of the deep n-well layer on the resistance of the well may also impact the well potential modulation and its extent as discussed in [12] . Additionally, in the case of the triple-well design, the n-channel transistors could still contribute to bit-reversal if charge gets deposited in both the p-wells containing the n-channel devices as discussed in the next paragraph. Thus the bit-reversal effect may still be dominant for the triple well design, especially at low voltages.
Based on previous works on ion track structures, the width of the initial track radius is generally larger than the minimum spacing distance between transistors in advanced technology nodes [13, 14] . In addition, M. P. King, et al. showed that delta-ray events are capable of depositing charge over many micrometers [15] . In an SRAM design at this technology node, even if the n-channel transistors are separated by an n-well, an ion hit may result in significant charge being deposited in both of the p-wells containing the n-channel transistors because the separation distance between the transistors is on the order of the initial track diameter. Furthermore, previous works have shown that an ion hit results in debiasing the well region (well collapse effect) because the deposited carrier concentration exceeds the doping concentration [16, 17] . This would result in a flow of charges across well boundaries in and around the strike location at the time of ion impact. Since the timescale of charge deposition and collection events are in the subnanosecond region, circuit-level effects begin to dominate rapidly, which can result in triggering the reinforcing charge collection mechanism, especially at low voltages. Hence the qualitative discussions presented in this work may still be applicable. Going forward, the extent and variation of the reinforcing charge collection must be modeled for different layout and spacing of transistors and across well boundaries.
IV. CONCLUSIONS
This work presents the soft error response of dual-well and triple-well SRAMs over a range of supply voltages. Results for the 28-nm node show for the first time that triple-well designs are better suited to limiting the extent of MCU cross sections for alpha and heavy-ion particles at reduced supply voltages. Mixed-mode TCAD simulation results corroborate experimental results and show that the reinforced-charge collection (or upset-reversal) mechanism is responsible for reduced MCU SER at low supply voltages for triple-well designs. Low voltage operation is important for low power applications and for improving battery life during device standby mode. These results indicate that commercial designs targeted for very low voltage and subthreshold voltage operation can benefit from the triple-well option, while the dual-well option has the advantage for nominal voltage operation.
